UC BERKELEY
EECS technical reports
TECHNICAL REPORTS


EECS-2015-257.pdf
Conditions of Use

Archive Home Page

Opportunities for Fine-Grained Adaptive Voltage Scaling to Improve System-Level Energy Efficiency

Authors:
Keller, Ben
Nikolic, Borivoje
Asanovic, Krste
Technical Report Identifier: EECS-2015-257
December 18, 2015
EECS-2015-257.pdf

Abstract: Dynamic voltage and frequency scaling (DVFS) can yield significant energy savings in processor SoCs. New integrated voltage regulator technologies enable fine-grained DVFS, in which many independent voltage domains switch voltage levels at nanosecond timescales to save energy. This work presents an overview of DVFS techniques and an energy model by which to evaluate them. Applying the energy model to traces of a cycle-accurate processor system simulation predicts energy savings of up to 53% from the application of fine-grained DVFS techniques. Further exploration and implementation of these technologies has the potential to dramatically reduce energy consumption in future systems.