UC BERKELEY
EECS technical reports
TECHNICAL REPORTS


CSD-84-207.pdf
Oskicat catalog record
Conditions of Use

Archive Home Page

Implementing a Cache Consistency Protocol

Authors:
Katz, R.H.
Eggers, S.J.
Wood, D.A.
Perkins, C.L.
Sheldon, R.G.
Technical Report Identifier: CSD-84-207
October 1984
CSD-84-207.pdf

Abstract: We present an ownership-based multiprocessor cache consistency protocol, designed for implementation by a single chip VLSI cache controller. The protocol and its VLSI realization are described in some detail, to emphasize the important implementation issues, in particular, the controller critical sections and the inter- and intra-cache interlocks needed to maintain cache consistency. The design has been carried through to layout in a P-Well CMOS technology.